Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)
Book information
Description
This book serves as a hands-on guide to timing constraints in integrated circuit design. Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly. Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing. Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.
Similar books
Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)
2013 · PDF
SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications
2016 · PDF
Three-Dimensional Design Methodologies for Tree-based FPGA Architecture
2015 · PDF
Low Power Interconnect Design
2015 · PDF
More than Moore Technologies for Next Generation Computer Design
2015 · PDF
Multi-Net Optimization of VLSI Interconnect
2015 · PDF
Arbitrary Modeling of TSVs for 3D Integrated Circuits
2015 · PDF
Microarchitecture of Network-on-Chip Routers: A Designer's Perspective
2015 · PDF