Multi-Net Optimization of VLSI Interconnect
Book information
Description
This book covers layout design and layout migration methodologies for optimizing multi-net wire structures in advanced VLSI interconnects. Scaling-dependent models for interconnect power, interconnect delay and crosstalk noise are covered in depth, and several design optimization problems are addressed, such as minimization of interconnect power under delay constraints, or design for minimal delay in wire bundles within a given routing area. A handy reference or a guide for design methodologies and layout automation techniques, this book provides a foundation for physical design challenges of interconnect in advanced integrated circuits.
Similar books
Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)
2013 · PDF
SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications
2016 · PDF
Three-Dimensional Design Methodologies for Tree-based FPGA Architecture
2015 · PDF
Low Power Interconnect Design
2015 · PDF
More than Moore Technologies for Next Generation Computer Design
2015 · PDF
Arbitrary Modeling of TSVs for 3D Integrated Circuits
2015 · PDF
Microarchitecture of Network-on-Chip Routers: A Designer's Perspective
2015 · PDF
Embedded Memory Design for Multi-Core and Systems on Chip
2014 · PDF