Hardware Architectures for Post-Quantum Digital Signature Schemes
Book information
Description
This book explores C-based design, implementation, and analysis of post-quantum cryptography (PQC) algorithms for signature generation and verification. The authors investigate NIST round 2 PQC algorithms for signature generation and signature verification from a hardware implementation perspective, especially focusing on C-based design, power-performance-area-security (PPAS) trade-offs and design flows targeting FPGAs and ASICs. Describes a comprehensive set of synthesizable c code base as well as the hardware implementations for the different types of PQC algorithms including lattice-based, code-based, and multivariate-based;Demonstrates the hardware (FPGA and ASIC) and hardware-software optimizations and trade-offs of the NIST round 2 signature-based PQC algorithms;Enables designers to build hardware implementations that are resilient to a variety of side-channels.
Similar books
Viruses, Hardware and Software Trojans: Attacks and Countermeasures
2020 · PDF
The Art of Timing Closure: Advanced ASIC Design Implementation
2020 · PDF
Dependable Embedded Systems
2021 · PDF
IoT Platforms, Use Cases, Privacy, and Business Models: With Hands-on Examples Based on the VICINITY Platform
2021 · PDF
Languages, Design Methods, and Tools for Electronic System Design: Selected Contributions from FDL 2018
2020 · PDF
Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures
2020 · PDF
System-on-Chip Security: Validation and Verification
2020 · PDF
On-Chip Current Sensors for Reliable, Secure, and Low-Power Integrated Circuits
2020 · PDF