The Art of Timing Closure: Advanced ASIC Design Implementation
Book information
Description
The Art of Timing Closure is written using a hands-on approach to describe advanced concepts and techniques using Multi-Mode Multi-Corner (MMMC) for an advanced ASIC design implementation. It focuses on the physical design, Static Timing Analysis (STA), formal and physical verification. The scripts in this book are based on Cadence® Encounter System™. However, if the reader uses a different EDA tool, that tool’s commands are similar to those shown in this book. The topics covered are as follows: Data StructuresMulti-Mode Multi-Corner AnalysisDesign ConstraintsFloorplan and Timing Placement and TimingClock Tree SynthesisFinal Route and TimingDesign Signoff Rather than go into great technical depth, the author emphasizes short, clear descriptions which are implemented by references to authoritative manuscripts. It is the goal of this book to capture the essence of physical design and timing analysis at each stage of the physical design, and to show the reader that physical design and timing analysis engineering should be viewed as a single area of expertise. This book is intended for anyone who is involved in ASIC design implementation -- starting from physical design to final design signoff. Target audiences for this book are practicing ASIC design implementation engineers and students undertaking advanced courses in ASIC design.
Similar books
Languages, Design Methods, and Tools for Electronic System Design: Selected Contributions from FDL 2018
2020 · PDF
Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures
2020 · PDF
System-on-Chip Security: Validation and Verification
2020 · PDF
On-Chip Current Sensors for Reliable, Secure, and Low-Power Integrated Circuits
2020 · PDF
Transaction-Level Power Modeling
2020 · PDF
Ageing of Integrated Circuits: Causes, Effects and Mitigation Techniques
2020 · PDF
System-Scenario-based Design Principles and Applications
2020 · PDF
Automated Methods in Cryptographic Fault Analysis
2019 · PDF