Constraint-Based Verification
Book information
Description
Constraint-Based Verifcation covers the emerging field in functional verification of electronic designs thats is now commonly referred to by this name. Topics are developed in the context of a wide range of dynamic and static verification approaches including stimulation, emulation and formal methods. The goal is to show how constraints, or assertions, can be used toward automating the generation of testbenches, resulting in a seamless verifcation flow. Topics such as verification coverage, and connection with assertion-based verification are also covered. Constraint-Based Verification is written for verification engineers, as well as researchers - it explains both methodological and technical issues. Particular stress is given to the latest advances in functional verification.
Similar books
Standardized Functional Verification
2008 · PDF
Design for Manufacturability and Statistical Design: A Constructive Approach
2008 · PDF
Reuse-Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits
2006 · PDF
Mixed-Signal Layout Generation Concepts
2005 · PDF
The Verilog® Hardware Description Language
2002 · PDF
Bio/CMOS Interfaces and Co-Design
2013 · PDF
Automotive Radar Sensors in Silicon Technologies
2013 · PDF
Integrated Optical Interconnect Architectures for Embedded Systems
2013 · PDF