Design of Energy-Efficient Application-Specific Instruction Set Processors (ASIPs)
Book information
Description
After a brief introduction to low-power VLSI design, the design space of ASIP instruction set architectures (ISAs) is introduced with a special focus on important features for digital signal processing. Based on the degrees of freedom offered by this design space, a consistent ASIP design flow is proposed: this design flow starts with a given application and uses incremental optimization of the ASIP hardware, of ASIP coprocessors and of the ASIP software by using a top-down approach and by applying application-specific modifications on all levels of design hierarchy. A broad range of real-world signal processing applications serves as vehicle to illustrate each design decision and provides a hands-on approach to ASIP design. Finally, two complete case studies demonstrate the feasibility and the efficiency of the proposed methodology and quantitatively evaluate the benefits of ASIPs in an industrial context.
Similar books
Digital Communication Receivers: Synchronization, Channel Estimation, and Signal Processing
1997 · DJVU
Architecture Exploration for Embedded Processors with LISA
2002 · PDF
Language-driven Exploration and Implementation of Partially Re-configurable ASIPs
2009 · PDF
Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms
2008 · PDF
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
2006 · PDF
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
2006 · PDF
Optimized ASIP Synthesis from Architecture Description Language Models
2007 · PDF
Digital Communication Receivers: Synchronization, Channel Estimation, and Signal Processing
1997 · DJVU