Digital Communication Receivers: Synchronization, Channel Estimation, and Signal Processing
Book information
Description
Digital Communication Receivers Synchronization, Channel Estimation, and Signal Processing Digital Communication Receivers offers a complete treatment on the theoretical and practical aspects of synchronization and channel estimation from the standpoint of digital signal processing. The focus on these increasingly important topics, the systematic approach to algorithm development, and the linked algorithm-architecture methodology in digital receiver design are unique features of this book. The material is structured according to different classes of transmission channels. In Part C, baseband transmission over wire or optical fiber is addressed. Part D covers passband transmission over satellite or terrestrial wireless channels. Part E deals with transmission over fading channels. Designed for the practicing communication engineer and the graduate student, the book places considerable emphasis on helpful examples, summaries, illustrations, and bibliographies. Contents include: * Basic material * Baseband communications * Passband transmission * Receiver structure for PAM signals * Synthesis of synchronization algorithms * Performance analysis of synchronizers * Bit error degradation caused by random tracking errors * Frequency estimation * Timing adjustment by interpolation * DSP system implementation * Characterization, modeling, and simulation of linear fading channels * Detection and parameter synchronization on fading channels * Receiver structures for fading channels * Parameter synchronization for flat fading channels * Parameter synchronization for selective fading channels
Similar books
Digital Communication Receivers: Synchronization, Channel Estimation, and Signal Processing
1997 · DJVU
Digital communication receivers: synchronization, channel estimation, and signal processing
1997 · PDF
Architecture Exploration for Embedded Processors with LISA
2002 · PDF
Language-driven Exploration and Implementation of Partially Re-configurable ASIPs
2009 · PDF
Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms
2008 · PDF
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
2006 · PDF
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
2006 · PDF
Optimized ASIP Synthesis from Architecture Description Language Models
2007 · PDF