Protecting Chips Against Hold Time Violations Due to Variability
Book information
Description
With the development of Very-Deep Sub-Micron technologies, process variability is becoming increasingly important and is a very important issue in the design of complex circuits. Process variability is the statistical variation of process parameters, meaning that these parameters do not have always the same value, but become a random variable, with a given mean value and standard deviation. This effect can lead to several issues in digital circuit design. The logical consequence of this parameter variation is that circuit characteristics, as delay and power, also become random variables. Because of the delay variability, not all circuits will now have the same performance, but some will be faster and some slower. However, the slowest circuits may be so slow that they will not be appropriate for sale. On the other hand, the fastest circuits that could be sold for a higher price can be very leaky, and also not very appropriate for sale. A main consequence of power variability is that the power consumption of some circuits will be different than expected, reducing reliability, average life expectancy and warranty of products. Sometimes the circuits will not work at all, due to reasons associated with process variations. At the end, these effects result in lower yield and lower profitability. To understand these effects, it is necessary to study the consequences of variability in several aspects of circuit design, like logic gates, storage elements, clock distribution, and any other that can be affected by process variations. The main focus of this book will be storage elements.
Similar books
Model-Driven Design Using IEC 61499: A Synchronous Approach for Embedded and Automation Systems
2015 · PDF
Formal Specification Level: Concepts, Methods, and Algorithms
2015 · PDF
Self-Organization in Embedded Real-Time Systems
2013 · PDF
Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures
2013 · PDF
Reconfigurable Networks-on-Chip
2012 · PDF
Designing Reliable and Efficient Networks on Chips
2009 · PDF
Hardware/Software Co-design for Heterogeneous Multi-core Platforms: The hArtes Toolchain
2012 · PDF
Design Technology for Heterogeneous Embedded Systems
2012 · PDF