Correct Hardware Design and Verification Methods: IFIPWG10.2 Advanced Research Working Conference, CHARME'93 Arles France May 24–26, 1993 Proceedings
Book information
Description
These proceedings contain the papers presented at the Advanced Research Working Conference on Correct Hardware Design Methodologies, held in Arles, France, in May 1993, and organized by the ESPRIT Working Group 6018 CHARME-2and the Universit de Provence, Marseille, in cooperation with IFIP Working Group 10.2. Formal verification is emerging as a plausible alternative to exhaustive simulation for establishing correct digital hardware designs. The validation of functional and timing behavior is a major bottleneck in current VLSI design systems, slowing the arrival of products in the marketplace with its associated increase in cost. From being a predominantly academic area of study until a few years ago, formal design and verification techniques are now beginning to migrate into industrial use. As we are now witnessing an increase in activity in this area in both academia and industry, the aim of this working conference was to bring together researchers and users from both communities.
Similar books
Testfreundliche Synthese hochintegrierter Schaltungen
1992 · PDF
Digital Circuit Design for Computer Science Students
2012 · PDF
Instrumentation and Orchestration
Analysis of Piezoelectric Semiconductor Structures
2020 · PDF
A Journey of Embedded and Cyber-Physical Systems: Essays Dedicated to Peter Marwedel on the Occasion of His 70th Birthday
2021 · PDF
Modern Developments in Vacuum Electron Sources
2020 · PDF
The Art of Timing Closure: Advanced ASIC Design Implementation
2020 · PDF
Introduction to Terahertz Electronics
2021 · PDF