Embedded memories for nano-scale VLSIs
Book information
Description
Embedded Memories for Nano-Scale VLSIs provides a comprehensive and in-depth view on the state-of-the-art embedded memory technologies. The material covers key technology attributes and advanced design techniques in nano-scale VLSI design. It also discusses how to make decisions concerning the right design tradeoffs in real product development. This book first provides an overview on the landscape and trend of embedded memory in various VLSI system designs, including high-performance microprocessor, low-power mobile handheld devices, micro-controllers, and various consumer electronics. It then shows an in-depth view on each different type of embedded memory technology, including high-speed SRAM, ultra-low-voltage and alternative SRAM, embedded DRAM, embedded nonvolatile memory, and emerging or so-called "universal" memories such as FeRAM and MRAM. Each topic includes coverage of the key technology attributes from a product application perspective, ranging from technology scaling challenges to advanced circuit techniques for achieving optimal design tradeoff in performance and power. VLSI systems are becoming increasingly dependent on on-die memory to provide adequate memory bandwidth for various applications and this book gives readers a broader view of this important field to help them to achieve their optimal design goals for different applications. Embedded Memories for Nano-Scale VLSIs is a valuable reference for engineers and academics in the field.
Similar books
Embedded Memories for Nano-Scale VLSIs
2009 · PDF
Embedded Memories for Nano-Scale VLSIs
2009 · PDF
Current Feedback Operational Amplifiers and Their Applications
2013 · PDF
Time Multiplexed Beam-Forming with Space-Frequency Transformation
2013 · PDF
Precision Instrumentation Amplifiers and Read-Out Integrated Circuits
2013 · PDF
Mobility-based Time References for Wireless Sensor Networks
2013 · PDF
Reference-Free CMOS Pipeline Analog-to-Digital Converters
2013 · PDF
Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)
2013 · PDF