Symbolic Methods Applied to Formal Verification and Synthesis in Embedded Systems Design 2000 · ENGLISH · PDF View details →