ASIC and FPGA Verification: A Guide to Component Modeling
Book information
Description
Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today's digital designs. ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs. *Provides numerous models and a clearly defined methodology for performing board-level simulation. *Covers the details of modeling for verification of both logic and timing. *First book to collect and teach techniques for using VHDL to model "off-the-shelf" or "IP" digital components for use in FPGA and board-level design verification.
Similar books
ASIC and FPGA verification : a guide to component modeling
2005 · PDF
ASIC AND FPGA VERIFICATION: A GUIDE TO COMPONENT MODELING
2005 · PDF
ASIC and FPGA Verification : A Guide to Component Modeling (The Morgan Kaufmann Series in Systems on Silicon)
2004 · PDF
ASIC and FPGA Verification: A Guide to Component Modeling (Systems on Silicon)
2004 · PDF
ASIC and FPGA Verification: A Guide to Component Modeling
2004 · PDF
ASIC and FPGA Verification: A Guide to Component Modeling
2004 · PDF
ASIC and FPGA Verification: A Guide to Component Modeling
2004 · PDF
ASIC and FPGA VerificationElsevier
2004 · PDF