ENGLISH

Design Methodology for RF CMOS Phase Locked Loops

Book information

Year
2009
ISBN
1596933836, 9781596933835, 9781596933842
LCC
TK7872.P38 Q44 2009
Open Library ID
OL23936589M
Language
english
Format
PDF
Filesize
4 MB (3930276 bytes)
Edition
1
Pages
226\243
Scanned
yes
Time added
2011-06-04 13:46:07

Description

Engineers face stiff challenges in designing phase-locked loop (PLL) circuits for wireless communications thanks to phase noise and other obstacles. This practical book comes to the rescue with a proven PLL design and optimization methodology that lets designers assess their options, predict PLL behavior, and develop cost-effective PLLs that meet performance requirements no matter what IC (integrated circuit) challenges they come up against. This uniquely comprehensive toolkit takes designers step-by-step through operation principles, design procedures, phase noise analysis, layout considerations, and CMOS realizations for each PLL building block. It provides a sample design of a fully integrated PLL for WLAN applications, demonstrating every step from specs definition and circuit characterization to layout generation and circuit schematics.

Similar books