High-Speed Clock Network Design
Book information
Description
High-Speed Clock Network Design is a collection of design concepts, techniques and research works from the author for clock distribution in microprocessors and high-performance chips. It is organized in 11 chapters.
Similar books
SystemVerilog For Design: A Guide to Using SystemVerilog for Hardware Design and Modeling
2004 · PDF
A Designer’s Guide to VHDL Synthesis
1994 · PDF
Logic Synthesis Using Synopsys®
1995 · DJVU
Signal Propagation on Interconnects
1998 · PDF
On-Chip Inductance in High Speed Integrated Circuits
2001 · PDF
Modern Placement Techniques
2003 · PDF
Research Perspectives on Dynamic Translinear and Log-Domain Circuits
2000 · PDF
Low Power Design in Deep Submicron Electronics
1997 · PDF