Symbolic simulation methods for industrial formal verification
Book information
Description
Symbolic Simulation Methods for Industrial Formal Verification contains two distinct, but related, approaches to the verification problem. Both are based on symbolic simulation. The first approach is applied at the gate level and has been successful in verifying sub-circuits of industrial microprocessors with tens and even hundreds of thousands of gates. The second approach is applied at a high-level of abstraction and is used for high-level descriptions of designs. The book contains three main topics: Self consistency, a technique for deriving a formal specification of design behavior from the design itself; The use of the parametric representation to encode predicates as functional vectors for symbolic simulation, an important step in addressing the state-explosion problem; Incremental flushing, a method used to verify high-level descriptions of out-of-order execution.Symbolic Simulation Methods for Industrial Formal Verification concludes with work on verification of simplified models of out-of-order processors.
Similar books
Symbolic Simulation Methods for Industrial Formal Verification
2002 · PDF
Synchronous Equivalence: Formal Methods for Embedded Systems
2001 · PDF
Hierarchical Annotated Action Diagrams: An Interface-Oriented Specification and Verification Method
1998 · PDF
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005. Proceedings
2005 · PDF
Field Programmable Logic and Application: 14th International Conference, FPL 2004, Leuven, Belgium, August 30-September 1, 2004. Proceedings
2004 · PDF
The Bounding Approach to VLSI Circuit Simulation
1986 · PDF
High-Level System Modeling: Specification and Design Methodologies
1996 · PDF
Software Synthesis from Dataflow Graphs
1996 · PDF