System-Level Design Techniques for Energy-Efficient Embedded Systems
Book information
Description
System-Level Design Techniques for Energy-Efficient Embedded Systems addresses the development and validation of co-synthesis techniques that allow an effective design of embedded systems with low energy dissipation. The book provides an overview of a system-level co-design flow, illustrating through examples how system performance is influenced at various steps of the flow including allocation, mapping, and scheduling. The book places special emphasis upon system-level co-synthesis techniques for architectures that contain voltage scalable processors, which can dynamically trade off between computational performance and power consumption. Throughout the book, the introduced co-synthesis techniques, which target both single-mode systems and emerging multi-mode applications, are applied to numerous benchmarks and real-life examples including a realistic smart phone.
Similar books
System-Level Design Techniques for Energy-Efficient Embedded Systems
2005 · PDF
System-level design techniques for energy-efficient embedded systems
2004 · PDF
Real-Time Applications with Stochastic Task Execution Times: Analysis and Optimisation
2007 · PDF
Many-Core Computing. Hardware and software
2019 · PDF
Many-Core Computing: Hardware and software
2019 · PDF
Analysis and Synthesis of Distributed Real-Time Embedded Systems
2004 · PDF
System Synthesis with VHDL
1998 · PDF
Real-Time Applications with Stochastic Task Execution Times: Analysis and Optimisation
2007 · PDF